

Application Note

Interfacing the CS5525/6/9 to the 80C51

By Keith Coffey

INTRODUCTION

This application note details the interface of Crystal Semiconductor's CS5525/6/9 Analog-to-Digital Converter (ADC) to an 80C51 microcontroller. This note takes the reader through a simple example describing how to communicate with the ADC. All algorithms discussed are included in the **Appendix** at the end of this note.

ADC DIGITAL INTERFACE

The CS5525/6/9 interfaces to the 80C51 through either a three-wire or a four-wire interface. Figure 1 depicts the interface between the two devices. Though this software was written to interface to Port 1 (P1) on the 80C51 with a four-wire interface, the algorithms can be easily modified to work with the three-wire format. The ADC's serial port consists of four control lines: \overline{CS} , SCLK, SDI, and SDO.

 \overline{CS} , Chip Select, is the control line which enables access to the serial port.

SCLK, Serial Clock, is the bit-clock which controls the shifting of data to or from the ADC's serial port.

SDI, Serial Data In, is the data signal used to transfer data from the 80C51 to the ADC.

SDO, Serial Data Out, is the data signal used to transfer output data from the ADC to the 80C51.

SOFTWARE DESCRIPTION

This note presents algorithms to initialize the 80C51 and the CS5525/6/9, perform self-offset calibration, modify the CS5525/6/9's gain register, and acquire a conversion. Figure 2 depicts a block



Figure 1. 3-Wire and 4-Wire Interfaces



diagram. While reading this application note, please refer to the **Appendix** for the code listing.

Initialize

Initialize is a subroutine that configures P1 (Port 1) on the 80C51 and places the CS5525/6/9 into the command-state. First, P1's data direction is configured as depicted in Figure 1 (for more information on configuring ports refer to 80C51 Data Sheet). After configuring the port, the controller enters a delay state to allow time for the CS5525/6/9's power-on-reset and oscillator to start-up (oscillator start-up time is typically 500ms). The last step is to reinitialize the serial port on the ADC (reinitializing the serial port is unnecessary here, the code was added for demonstration purposes only). This is implemented by sending the converter sixteen bytes of logic 1's followed by one final byte, with its LSB at logic 0. Once sent, the sequence places the serial port of the ADC into the command-state, where it awaits a valid command.

After retuning to *main*, the software demonstrates how to calibrate the converter's offset.



Figure 2. CS5525/6/9 Software Flowchart

Self-Offset Calibration

Calibrate is a subroutine that calibrates the converter's offset. *Calibrate* first sends 0x000001 (Hex) to the configuration register. This instructs the converter to perform a self-offset calibration. Then the Done Flag (DF) bit in the configuration register is polled until set. Once DF is set, it indicates that a valid calibration was performed. To minimize digital noise (while performing a calibration or a conversion), many system designers may find it advantageous to add a software delay equivalent to a conversion or calibration cycle before polling the DF bit.

Read/Write Gain Register

To modify the gain register the command-byte and data-byte variables are first initialized. Then the subroutine write_to_register uses these variables to set the contents of the gain register in the CS5525/ 6/9 to 0x800000 (HEX). do To this. write to register calls transfer byte four times (once for the command byte and three additional times for the 24 bits of data). Transfer_byte is a subroutine used to 'bit-bang' a byte of information from the 80C51 to the CS5525/6/9. A byte is transferred one bit at a time, MSB (most significant bit) first, by placing a bit of information on P1.1 (SDI) and then pulsing P1.3 (SCLK). The byte is transferred by repeating this process eight times. Figure 3 depicts the timing diagram for the write-cycle in the CS5525/6/9's serial port. This algorithm demonstrates how to write to the gain register. It does not perform a gain calibration. To perform a gain calibration, follow the procedures outlined in the data sheet.

To verify that 0x800000(HEX) was written to the gain register, *read_register* is called. It duplicates the read-cycle timing diagram depicted in Figure 4. *Read_register* first asserts \overline{CS} . Then it calls *transfer_byte* once to transfer the command-byte to the CS5525/6/9. This places the converter into the



data-state where it waits until data is read from its serial port. *Read_register* then calls *receive_byte* three times and transfers three bytes of information from the CS5525/6/9 to the 80C51. Similar to *transfer_byte, receive_byte* acquires a byte one bit at a time MSB first. When the transfer is complete, the variables high_byte, mid_byte, and low_byte contain the CS5525/6/9's 24-bit gain register.

Acquire Conversion

To acquire a conversion the subroutine *acquire_conversion* is called. To prevent from corrupting the configuration register *acquire_conversion* first instructs the 80C51 to save the contents of configuration register. This information is stored in the variable high_byte,

mid_byte and low_byte. Then, PF (Port Flag, the fifth bit in the configuration register which is now represented as bit five in the variable low-byte) is masked to logic 1. When PF is set to logic 1, SDO's function is modified to fall to logic 0 signaling when a conversion is complete and ready to acquire (refer to Figure 5). After the PF is set, acquire_conversion sends the command-byte 0xC0 to the converter instructing it to perform a single conversion. From there, acquire conversion calls the subroutine toggle_sdo. Toggle_sdo is routine that polls P1.2 (SDO) until its logic level drops to logic 0. After SDO falls, toggle sdo pulses P1.3 (SCLK) eight times to clear the SDO signal flag. After the SDO flag is cleared, the 80C51 reads the conversion data word. Figure 6 depicts how 16-bit and 20-bit conversion words are stored.







Data SDO Continuous Conversion Read (PF bit = 1)

Figure 5. Conversion/Acquisition Cycle with PF Bit Asserted

An alternative method can be used to acquire a conversion. By clearing the Port Flag bit, the serial port's function isn't modified. The Done Flag bit (bit three in the configuration register) can be polled as it indicates when a conversion is compete and ready to acquire. The conversion is acquired by reading the conversion data register.

MAXIMUM SCLK RATE

A machine cycle in the 80C51 consists 12 oscillator periods or 1 μ s if the microcontroller's oscillator frequency is 12 MHz. Since the CS5525/6/9's maximum SCLK rate is 2MHz, additional no operation (NOP) delays may be necessary to reduce the transfer rate if the microcontroller system requires higher rate oscillators.

DEVELOPMENT TOOL DESCRIPTION

The code in the application note was developed using a software development package from Franklin Software, Inc. The code consists of intermixed C and assembler algorithms which are subsets of the algorithms used by the CDB5525/6/9, a customer

MSB	High-Byte						
D19	D18	D17	D16	D15	D14	D13	D12
Mid-Byte							
D11	D10	D9	D8	D7	D6	D5	D4
Low-Byte							
D3	D2	D1	D0	0	0	OD	OF
A) 20-Bit Conversion Data Word							
мср			Lial	Duto			
MSB		-	Higł	n-Byte			
MSB D15	D14	D13	High D12	n-Byte D11	D10	D9	D8
MSB D15	D14	D13	High D12 Mid-	n-Byte D11 Byte	D10	D9	D8
MSB D15 D7	D14 D6	D13 D5	High D12 Mid- D4	n-Byte D11 Byte D3	D10 D2	D9 D1	D8 D0
MSB D15 D7	D14 D6	D13 D5	High D12 Mid- D4 Low-	n-Byte D11 Byte D3 •Byte	D10 D2	D9 D1	D8 D0
MSB D15 D7	D14 D6 1	D13 D5 1	High D12 Mid- D4 Low- 1	n-Byte D11 Byte D3 Byte 0	D10 D2 0	D9 D1 OD	D8 D0 OF
MSB D15 D7 1	D14 D6 1 B)	D13 D5 1 16-Bit	High D12 Mid- D4 Low- 1 Conver	n-Byte D11 Byte D3 Byte 0 rsion D	D10 D2 0 ata Wo	D9 D1 OD rd	D8 D0 OF

0- always zero, 1- always one,

OD - Oscillation Detect, OF - Overflow

Figure 6. Bit Representation/Storage in PIC16F84

evaluation board from Crystal Semiconductor. Moreover, Franklin's A51 Assembler, C51 Compiler, and L51 Linker development software were used to generate the run-time software for the microcontroller on the CDB5526.



CONCLUSION

This application note presents an example of how to interface the CS5525/6/9 to the 80C51. It is divided into two main sections: hardware and software. The hardware interface illustrates both a three-wire and a four-wire interface. The threewire is SPI^{TM} and $MICROWIRE^{TM}$ compatible. The software, developed with development tools from Franklin Software, Inc., illustrates how to write to the ADC's internal register, read from the ADC's internal registers, and acquire a conversion. The software is modularized and illustrates the important subroutines, e.g. *write_byte*, *read_byte*, and *toggle_sdo*, each of which were written in assembly language. This allows both assembly and C programmers access to these modules.

The software described in the note is included in the **Appendix** at the end of this document.

SPITM is a trademark of Motorola.

 $MICROWIRE^{TM}$ is a trademark of National Semiconductor.



APPENDIX

			00001111			
/*******	*****	******	******	***************************************		
* File:	55	55268051.asm				
* Date:	N	November 1, 1996				
* Programn	grammer: Keith Coffey					
* Revision:	0	0				
* Processor	or: 80C51					
* Program e	entry p *****	oint at routine	"main". ********	******		
* This prog	ram is	designed as a	n example of	interfacing a 80C51 to a CS5525/6/9		
* Analog-to	Digit	al Converter.	The program	interfaces via Port 1 which controls the		
* serial com	munia	cations, calibra	tion, and con	version signals.		
*******	*****	*****	********	***************************************		
/*** Funct	ion Pro	ototypes ***/				
void	initiali	ze(void);				
void	reset_c	converter(void);			
void	toggle	_sdo(void);				
char	receive	e_byte(void);				
void	transfe	r_byte(char);				
void	write_	to_register(ch	ar command,	char low,char mid, char high);		
void	read_r	egister(char co	ommand);			
void	acquire_conversion(char command);					
/*** Bvte I	Memor	v Man Equate	s ***/			
sfr	P1	=	0x90:	/*Port One*/		
sfr	ACC	=	0xE0:	/*Accumulator Register Equate*/		
			0.120,	, normania region 24ano /		
/*** Bit M	emory	Map Equates	***/			
sbit	CS	=	0x90;	/* Chip Select, only used in four-wire mode*/		
sbit	SDI	=	0x91;	/* Serial Data In*/		
sbit	SDO	=	0x92;	/*Serial Data Out*/		
sbit	SCLK	=	0x93;	/*Serial Clock*/		
/*** Globa	l Varia	able ***/				
char	cc	mmand,		/*Memory Storage Variable for Command Byte */		
	hi	gh_byte,		/*Memory Storage Variable for Most Significant Byte*/		
	m	id_byte,		/* Memory Storage Variable for Most Significant Byte*/		
	lo	w_byte,		/* Memory Storage Variable for Most Significant Byte*/		
	te	mp,		/*General Purpose Temporary Variable*/		
	m	ode;		/*Variable Stores Mode of Operation $0 =$ three wire, $1 = 4$ wire*/		

80C51 Microcode to Interface to the CS5525/6/9





```
Program Code
***********************
* Routine - Main
* Input
       - none
* Output - none
* This is the entry point to the program
main() {
                                   /*Make Communication be Four-Wire Mode*/
      mode
               = 1:
                                   /*Call Routine to Initialize 80C51 and CS5525/6/9*/
     initialize();
      while(1){
       command
                     = 0x82:
                                   /*Prepare to Write to Gain Register*/
       high_byte
                     = 0x80;
                                   /*Make High_byte 80 (HEX)*/
       mid byte
                     = 0x00:
                                   /*Make Mid byte all Zero's*/
       low byte
                     = 0x00;
                                   /*Make low byte all Zero's*/
       write_to_register(command,low_byte,mid_byte,high_byte);/*Write to gain Register*/
       read register(0x92);
                                   /*Read Contents of Gain Register*/
       while(1){
            acquire_conversion(0xC0);
                                   /*Acquire a Single Conversion*/
       }/*End inner while loop*/
      }/*End While Loop*/
}/*end main*/
* Routine - initialize
* Input
       - none
* Output - none
* This subroutine initializes Port 1 for interfacing to the CS5525/6/9 ADC.
* It provides a time delay for oscillator start-up/wake-up period.
* A typical start-up time for a 32768 Hz crystal, due to high Q, is 500 ms.
* Also 1003 XIN clock cycles are allotted for the ADC's power on reset.
void initialize()
/*** Local Variables ***/
       data int
               counter;
/*** Body of Subroutine ***/
       /*** Initialize 80C51's Port 1 ***/
       P1
                       0xF4:
                                  /*SCLK - Output */
               =
                                  /*SDI - Output */
                                  /*SDO - Input */
                                  /*\overline{CS}
                                        - Output */
       /*Initialize CS5525/6/9*/
       /*Delay 2048 SCLK Cycles, to allow time for Oscillator start-up and power on reset*/
       for(counter=0;counter<2047;counter++){
                                        /*Assert SCLK*/
               SCLK
                                0x01;
                       =
               SCLK
                       =
                                0x00:
                                        /*Deassert*/
       }
```



```
/*Reset Serial Port on CS5525/6/9*/
                        0x01;
                                          /*Assert SDI*/
        SDI
                _
        for(counter=0;counter<255;counter++) {</pre>
                                          /*Assert SCLK*/
                SCLK = 0x01:
                SCLK = 0x00;
                                          /*Deassert SCLK*/
        }
        SDI
                                          /*Deassert SDI PIN*/
                        0x00:
                =
        SCLK
                        0x01;
                                          /*Assert SCLK*/
                =
        SCLK
                        0x00;
                                          /* Deassert SCLK*/
                =
}
* Routine - calibrate
* Input
       - none
* Output - none
* This subroutine instructs the CS5525/6/9 to perform self-offset calibration.
void
        calibrate()
        write to register(0x84,0x01,0x00,0x00);
                                          /*Assert RS bit*/
{
        /*Read Configuration Register Until DF Bit is Asserted*/
        do {
                read_register(0x94);
                                          /*Read Configuration Register*/
                                          /*Mask DF bit to 1*/
                        = low_byte \& 0x08;
                temp
        } while (temp != 0x08);
        read_register(0x92); /*Deasserts DF Bit*/
}/*End calibrate */
* Routine - write_to_register
* Input
        - command, lowbyte, midbyte, highbyte
* Output - none
* This subroutine instructs the CS5525/6/9 to write to an internal register.
write to register(char command,char low,char mid,char high){
void
        if (mode == 1) P1 = 0xF4;
                                          /*Assert CS if necessary*/
        transfer_byte(command);
                                          /*Transfer Command Byte to CS5525/6/9*/
                                          /*Transfer High Byte to CS5525/6/9*/
        transfer_byte(high);
        transfer_byte(mid);
                                          /*Transfer Middle Byte to CS5525/6/9*/
        transfer_byte(low);
                                          /*Transfer Low Byte to CS5525/6/9*/
        if (mode == 1) P1 = 0xF5;
                                          /*Deassert \overline{CS} if necessary*/
}
```





* Routine - read register * Input - command * Output - low byte, mid byte, high byte * This subroutine reads an internal register of the ADC void read_register(char command){ if(mode == 1) P1 = 0xF4;/*Assert CS if necessary */ transfer_byte(command); /*Transfer Command Byte to CS5525/6/9*/ high_byte = receive_byte(); /*Receive Command Byte from CS5525/6/9*/ mid_byte = receive_byte(); /*Receive Command Byte from CS5525/6/9*/ low_byte = receive_byte(); /*Receive Command Byte from CS5525/6/9*/ if(mode == 1)P1 = 0xF5;/*Deassert CS if necessary */ 3 * Routine - acquire conversion - command * Input * Output - Conversion results in memory locations HIGHBYTE, MIDBYTE and LOWBYTE. This algorithm performs only single conversions. If continuous conversions are needed the routine needs to be modified. Port flag is zero. **HIGHBYTE** MIDBYTE LOWBYTE 76543210 76543210 76543210 * 16-bit results MSB LSB 1 1 1 1 0 0 OD OF LSB 0 0 OD OF * 20-bit results MSB * This subroutine initiates a single conversion. void acquire conversion(char command){ /*** Read Configuration Register to Prevent Previously Set Bits from being Altered ***/ read_register(0x94); /*Read Configuration Register*/ /*Assert Port Flag Bit*/ low byte = low byte |0x20;write_to_register(0x84,low_byte, mid_byte, high_byte);/*Actually Send Commands*/ /*Acquire a Conversion*/ if(mode == 1)P1= 0xF4;/*Assert CS if necessary*/ transfer_byte(0xC0); /*Transfer Command to CS5525/6/9*/ /*Clear SDO*/ toggle_sdo(); high_byte = receive_byte(); /*Receive Command Byte from CS5525/6/9*/ /*Receive Command Byte from CS5525/6/9*/ mid byte = receive byte(); /*Receive Command Byte from CS5525/6/9*/ low byte = receive byte(); if(mode == 1) P1/*Deassert CS if necessary*/ = 0 x F5;

}



·******	******	*****	******			
;* Routine - RECEIVE_BYTE						
;* Input - none						
;* Output	;* Output - Byte received is placed in R7					
;* Descri	* Description - This routine moves 1 byte from the CS5525/6/9 to the 80C51.					
;	It	transfers the byte b	by acquiring the logic level on PORT1 BIT 2			
;	It then pulses SCLK high and then back low again					
;	to advance the A/D's serial output shift register to the next bit.					
;	It does this eight times to acquire one complete byte.					
;	This function's prototype in C is: char receive_byte(void);					
;Note:	This rou	tine can be used the	ree time consecutively to transfer all 24 bits			
;	from the	e internal registers o	of the CS5525/6/9.			
·******	******	*****	************			
\$DEBUC	f					
USING	0		; Use register bank 0			
TCOD SEGMENT CODE			; Define ROUT as a segment of code			
PUBLIC RECEIVE_BYTE			; Make subroutine global			
RSEG TCOD			; Make code relocatable			
RECEIVE_BYTE:						
	MOV	R1,#08	; Set count to 8 to receive byte			
LOOD			Descine the bate			
LOOP:	MON	C D1 2	; Receive the byte			
		C,P1.2	; Move bit to carry			
	KLU SETD	A D1 2	; Rotate A in preparation for next bit			
	SEIB	P1.3	; Set SCLK			
		P1.3	; Clear SCLK			
	DJINZ	KI,LUUP	, Decrement byte, repeat loop 11 not zero			
	DET	м /,Α	, Byte to be return is placed in K/			
END	KEI		, Exit subroutine			



·*************************************	******	*******			
;* Routine - TRA	NSFER_BYTE				
;* Input - byte	to be transferred				
;* Output - None					
;* Description -	This subroutine transfer	rs 1 byte to the CS5525/6/9			
;	It transfers the byte by first placing a bit in PORT1 BIT 1.				
;	It then pulses the SCLK to advance the A/D's serial				
;	output shift register to the next bit.				
;	It does this eight times to transmit one complete byte.				
;	The function prototype	is: void TRANSFER_BYTE(char);			
;Note: This ro	outine can be used three	time consecutively to transfer all 24 bits			
; from t	he 80C51 to the interna	l registers of the CS5525/6/9.			
•*************************************	*****	**********			
\$DEBUG					
USING 0		; Use register bank 0			
TCOD SEGME	NT CODE	; Make TCOD a segment of code			
TDAT SEGME	NT DATA	; Make TDAT a segment of data			
PUBLIC TRANS	FER_BYTE	; Make subroutine global			
PUBLIC ?TRAN	SFER_BYTE?BYTE	; Make subroutine global			
RSEG TDAT		; Make code relocatable			
?TRANSFER_BY	TE?BYTE:				
VAR: DS 1		; Define a storage location			
RSEG TCOD		; Make code relocatable			
TRANSFER_BY	ГE:				
MOV	A,VAR	; Move byte to be transmitted to ACC			
MOV	R1,#08	; Set count to 8 to transmit byte			
CLR	P1.3	; Clear SCLK			
loop: ; Send Byte	2				
RLC	А	; Rotate Accumulator, send MSB 1st			
MOV	P1.1,C	; Transmit MSB first through C bit			
SETB	P1.3	; Set SCLK			
CLR	P1.3	; Clear SCLK			
DJNZ	R1,loop	; Decrement byte, repeat loop if not zero			
CLR	P1.1	; Reset SDI to zero when not transmitting			
RET		; Exit subroutine			
END					

END



·*******	******	*****	********	
;* Routine	- TOGG	LE_SDO		
;* Input	- none			
;* Output	- none			
;* Descrip	tion - T	his routine reset the	e DRDY pin by toggling	
;*	S	CLK 8 times after	SDO falls.	
;	Т	his routine polls SI	DO, waits for it to be asserted, then clears SDO	
;	fo	for next conversion by pulsing SCLK eight times after SDO falls		
;	Т	This functions prototype in C is: void toggle_sdo(void);		
·*******	******	******	************	
\$DEBUG				
USING 0)		; Use register bank 0	
TCOD SEGMENT CODE		ENT CODE	; Define Rout as a segment of code	
PUBLIC TOGGLE_SDO		_SDO	; Make subroutine public	
RSEG TCOD			; Make code relocatable	
TOGGLE	SDO:			
	MOV	R1,#08	; Setup counter	
	CLR	P1.1	; Clear SDI	
	JB	P1.2,\$; Poll SDO	
loop:				
	SETB	P1.3	; Set SCLK	
	CLR	P1.3	; Clear SCLK	
	DJNZ	R1,loop	; Decrement byte, repeat loop if not zero	
	RET		; Exit Subroutine	
END				



• Notes •

