

## Errata: CS4299 Rev. C

## (Reference CS4299\_DS319PP6 Data Sheet dated March '06)

- 1. When the PC\_BEEP bypass is active (RESET# actively asserted and BCFG pin floating) the input impedance for the PC\_BEEP input can be lower than the specified minimum of 10 k $\Omega$  (approximately 1 k $\Omega$ ).
- 2. The CS4297A requires a minimum SYNC pulse width of 1.13 μs in the absence of BIT\_CLK for a warm reset to occur. AC '97 version 2.1 requires SYNC to be asserted for a minimum of only 1.0 μs.
  - **Note:** This requirement refers to the behavior of SYNC during warm reset only. During normal operation, SYNC is asserted for the entire period of slot 0 (the tag phase), which is 16 cycles of BIT\_CLK.
- 3. SDATA\_IN does not meet the AC '97 specification of driving a 47.5 pF capacitive load within the rise time constraints of 2 ns ≤ Trise ≤ 6 ns. However, even at maximum capacitive loading, the codec provides sufficient SDATA\_IN data setup margin to prevent any functional issues.

*Workaround Solution* - Minimize SDATA\_IN trace length during board layout, and keep the total capacitive loading to 22 pF or less.

## **Contacting Cirrus Logic Support** For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to http://www.cirrus.com

